代写代考 COMP 30080 Processor Design

COMP 30080 Processor Design
8. Conclusion
UCD School of Computer Science. Scoil na Ríomheolaíochta UCD.

Copyright By PowCoder代写 加微信 powcoder

Module Descriptor
This module is intended for students who wish to understand the relationship between computer software and hardware.
The course is centred on the study of a real world microprocessor (MIPS32).
Students will learn how to program in assembly language.
The relationship between a processor’s instruction set architecture and its performance is explained.
Various processor designs are described including single-cycle, multi-cycle, pipelined and parallel.
Design aspects of recent high-performance processor architectures are discussed.

Learning Outcomes
Write and debug simple assembly language programs.
Design and simulate simple logic circuits to perform processing or control functions.
Explain the relationships between instruction set architecture, processor design and performance.
Describe the most common processor organisations, understand how they operate and explain what their advantages and disadvantages are.
Determine the performance of various design optimisations.

Housekeeping
• Exam will be delivered via CSMoodle. Similar to previous exams, except:
‣ No questions of the kind “define X.” All questions are problems to be solved
‣ Part 1: Short problems with MCQ answers
‣ Part 2: Write a program in MIPS assembly
‣ Part 3: Hardware related question
• Do finish Assignment 5 (!)
• Assignment solutions will be added to Moodle • Pop quiz solutions will be added to Moodle

程序代写 CS代考 加微信: powcoder QQ: 1823890830 Email: powcoder@163.com