CS计算机代考程序代写 jvm cache venus

venus

Venus
by
ThaumicMekanism and
kvakil
Loading…

Loading required files

Venus

Editor

Simulator

Active File: null
Clear

Terminal

Files

URL

Wiki

JVM

Stop Program

Name Type Options

This feature is currently a work in progress! You will
soon be able to edit what goes into the url. For now, it
is just the code you set in the editor.

Set Save State

Auto set save

Save State

Save State

Add Code

Auto set the code

Add Code Override

Auto set the code without a prompt.

I am excited to announce that the day is finally here
where you can actually run venus on your local machine
just like how you do it in the browser!
You can
download the latest build here:

Download Latest Venus JVM

Settings

General
Calling Convention
Tracer
Packages

Simulator Default Args

Text Start

Max History

Save on Close

Save on Close

Aligned
Addressing

Force Aligned Addressing?

Mutable Text

Mutable Text?

Only Ecall Exit

Only Ecall Exit?

Default Reg States

Set Registers on Init?

Allow Access

Allow Access Between Stack and Heap?

Max number of steps:
(Negative means
ignored)

Dark Mode

Registers Pattern:

To add tabs, type ‘\t’ & new line, type ‘\n’. The
current valid symbols to add are:
%0% through %31%
which represent the registers.
%line%
is the current line which it is on.
%pc%
represents the pc at the current instruction.
%inst%
represents the current instruction.
%output%
represents an ecall message out.
%decode% represents the decoded
instruction bits.

%output%%0% %1% %2% %3% %4% %5% %6% %7% %8% %9% %10% %11% %12% %13% %14% %15% %16% %17% %18% %19% %20% %21% %22% %23% %24% %25% %26% %27% %28% %29% %30% %31% %line% %pc% %inst%

(⇓ Green = True; White = false ⇓)

Inst First

Instruction first?

PC Word Addr

PC Word Addressed?

Two Stage

Two Stage?

Total number of commands:
(Negative means
ignored)

Output Number’s Base:
(2-32)

Enable

Enable Calling Convention Checker?

Add Package

Run

Step

Prev

Reset

Dump

Trace

Assemble & Simulate from Editor

Cancel

PC Machine Code Basic Code Original Code

Copy!
    
Download!
    
Clear!

Registers
Memory
Cache

Integer (R)
Floating (F)

zero

ra (x1)

sp (x2)

gp (x3)

tp (x4)

t0 (x5)

t1 (x6)

t2 (x7)

s0 (x8)

s1 (x9)

a0 (x10)

a1 (x11)

a2 (x12)

a3 (x13)

a4 (x14)

a5 (x15)

a6 (x16)

a7 (x17)

s2 (x18)

s3 (x19)

s4 (x20)

s5 (x21)

s6 (x22)

s7 (x23)

s8 (x24)

s9 (x25)

s10 (x26)

s11 (x27)

t3 (x28)

t4 (x29)

t5 (x30)

t6 (x31)

Float

Input type

ft0 (f0)

ft1 (f1)

ft2 (f2)

ft3 (f3)

ft4 (f4)

ft5 (f5)

ft6 (f6)

ft7 (f7)

fs0 (f8)

fs1 (f9)

fa0 (f10)

fa1 (f11)

fa2 (f12)

fa3 (f13)

fa4 (f14)

fa5 (f15)

fa6 (f16)

fa7 (f17)

fs2 (f18)

fs3 (f19)

fs4 (f20)

fs5 (f21)

fs6 (f22)

fs7 (f23)

fs8 (f24)

fs9 (f25)

fs10 (f26)

fs11 (f27)

ft8 (f28)

ft9 (f29)

ft10 (f30)

ft11 (f31)

Address +0 +1 +2 +3
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0
0x00000000 0 0 0 0

Jump to

— choose —

Text
Data
Heap
Stack

Address:

Cache Levels

Block Size (Bytes)

Number of Blocks

Associativity

Cache Size (Bytes)

Enable?

Enables current selected level of the cache.

Direct Mapped
N-Way Set Associative
Fully Associative

LRU
Random

L1

Hit Count

Accesses

Hit Rate

NOTE: This is a write through, write allocate
cache.

Seed

Display Settings

Hex
Decimal
Unsigned
ASCII