CS计算机代考程序代写 computer architecture algorithm CSU22022

CSU22022
Faculty of Engineering, Mathematics and Science School of Computer Science & Statistics
Integrated Computer Science Programme Michaelmas Term 2020 Year 2
CSU22022 – Computer Architecture I
24 August 2020 at 09.00 – 25 August 2020 at 09.00 24-hour take-home exam Prof. Michael Manzke
Answer Question 1 and 2. Please confirm in you answer that this is your own work and that you have not collaborated with other students.
Students who are registered with Disability Services and who are entitled to extra time in examinations will be granted 10 additional minutes per hour (i.e. a 28 hour period in which to complete the 24-hour take home exam).

Figure 1 depicts the processor we designed. You will need this diagram for all the questions.
CSU22022
Figure 1 Processor block diagram
Page 2 of 9
© Trinity College Dublin, The University of Dublin 2020

Figure 2 shows various instruction formats. These 16bit instructions (machine-code) are stored in the Memory M (see Figure 1) at particular addresses. The PC (Program Counter, see Figure 1) should point to the next to be executed instruction in Memory M. You require this information to program the machine-code in Memory M (see Figure 1).
CSU22022
Figure 2
Page 3 of 9
© Trinity College Dublin, The University of Dublin 2020

CSU22022
Figure 3 provides you with the binary code for all the operations of the Function Unit and other switches (see Figure 1). You need this information to program the micro-code in the Control Memory (see Figure 1).
Figure 3
Figure 4 depicts the layout of all the memory locations in the in the Control Memory (see Figure 1). You need this information to program the micro-code in the Control Memory (see Figure 1). Figure 3 provides with all the information for programming bit 0 to 12. These bits determine the operations of the datapath. Bit 13 to 27 are needed for the sequencing of the micro operations and other operations in the processor’s control.
Figure 4
Page 4 of 9
© Trinity College Dublin, The University of Dublin 2020

CSU22022
1. Question, please provide an algorithmic state machine chart for the implementation of the following machine-code instructions: IF(Instruction Fetch), ADI, LD, ST, INC, NOT, and ADD. Please provide micro-code at the correct memory location in the Control Memory and machine-code instructions at the correct memory location in the Memory M that will use the micro-code. Please see below for the correct layout of you answer.
Your answer must provide micro-code for the Control Memory that implements your algorithmic state machine chart. The micro-code should have the following format for every memory address in the Control Memory that implements your algorithmic state machine.
For example:
ADI
a) Control Memory Address
b) Binary code for bits 0 to 27
c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.
LD
a) Control Memory Address
b) Binary code for bits 0 to 27
c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.
… continue for all states in your algorithmic state machine.
Page 5 of 9
© Trinity College Dublin, The University of Dublin 2020
[40 marks]

CSU22022 Your solution must also provide machine-code instructions at the correct memory location in
the Memory M. The machine-code instructions should have the following format. You should execute the machine-code instructions in the following order LD, NOT, ADD, INC, ADI, and ST. Your first machine-code instructions (LD) should be at address 0000 0000 0000 0101
For example:
15 Opcode 9 8 6 5 3 2 0 LD
a) Memory M Address
b) Binary code for bits 0 to 15
c) Providing written reasons for selecting these binary values for the Opcode 15 to 9, 8 to 6, 5 to 3, and 2 to 0.
15 Opcode 9 8 6 5 3 2 0
INC
a) Memory M Address
b) Binary code for bits 0 to 15
c) Providing written reasons for selecting these binary values for the Opcode 15 to 9, 8 to 6, 5 to 3, and 2 to 0.
… continue for all six machine-code instructions (LD, NOT, ADD, INC, ADI,and ST)
You should assume the following values for the six machine-code instructions (LD, INC,
ADI, NOT, ADD, and ST)
a) ADI: DR=001, SA=010, zfIR[2:0]=010
b) LD: DR=111, SA=011
c) ST: SA=101, SB=110
d) INC: DR=010, SA=011
e) NOT: DR=011, SA=010
f) ADD: DR=101, SA=010, SB=010
Page 6 of 9
© Trinity College Dublin, The University of Dublin 2020
[20 marks]

CSU22022
2. Question, this question builds on 1. Question. You must modify your algorithmic state machine chart from the 1.Question by incorporating the algorithmic state machine chart shown in Figure 5 (below) into your ASM chart.
Please provide micro-code at the correct memory location in the Control Memory and a machine-code instruction (IDA) at the correct memory location in the Memory M that will invoke these micro-code instructions.
You only need to provide micro-code at the correct memory location in the Control Memory for states: IF, EXO, LRI0, and LRI1
Please follow 1. Question’s format for the micro-code and machine-code instructions. Please see below Figure 5 for the correct layout of you answer.
Figure 5
Your answer must provide micro-code for the Control Memory that implements the modified algorithmic state machine chart. The micro-code should have the following format for memory addresses in the Control Memory that implements your algorithmic state machine: IF, EXO, LRI0, and LRI1.
For example:
Page 7 of 9
© Trinity College Dublin, The University of Dublin 2020

LRI0
a) Control Memory Address
b) Binary code for bits 0 to 27
c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.
LRI1
a) Control Memory Address
b) Binary code for bits 0 to 27
c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.
… continue for states: IF and EXO shown in your algorithmic state machine.
[35 marks]
CSU22022
Your solution must also provide a machine-code instruction at the correct memory location in the Memory M. The machine-code instruction should have the following format. You should execute this machine-code instructions after the ST machine-code instruction (1. Question).
Page 8 of 9
© Trinity College Dublin, The University of Dublin 2020

CSU22022
15 Opcode 9 8 6 5 3 2 0 IDA(we call this instruction IDA)
a) Memory M Address
b) Binary code for bits 0 to 15
c) Providing written reasons for selecting these binary values for the Opcode 15 to 9, 8 to 6, 5 to 3, and 2 to 0.
You should assume the following values for the IDA machine-code instruction: a) IDA: DR=110, SA=010
[5 marks]
IMPORTANT ! : For Question 1 and 2, you must provide written reasons for selecting the binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW for the micro-code . Also written reasons for selecting the binary values for the Opcode 15 to 9, 8 to 6, 5 to 3, and 2 to 0 for the machine-code instructions.
Page 9 of 9
© Trinity College Dublin, The University of Dublin 2020